The first twodimensional electron gas (ZDEG) chargecoupled device (CCD) fabricated in the 114,~~Ab~,As/ Ir+,53G%,,As/InP materials system is reported. The device is implemented as a 3 1 -stage, four-phase, resistive-gate delay line, and features an on-chip 2DEG-FET source-follower. The per-transfer efficiency is measured to be 0.995.
Introduction
InGaAs is an important short-wavelength infrared (SWIR) detector material. When lattice-matched to InP, it is responsive in visible through the near-infrared and into the SWIR spectral regime with a cutoff wavelength of approximately 1.65 microns. We are interested in InGaAs for space-borne image sensors and spectrometer instruments operating in this broad spectral range.
Lacking in InGaAs technology has been a monolithic sensor readout (multiplexer). This has limited InGaAsbased sensor array performance and hence applicability. An InGaAs CCD technology could potentially bring sensor array performance in NIR and SWIR spectral regimes on a par with silicon visible detector arrays. It is the purpose of tius work to investigate InGaAs CCDs.
CCDs broadly fall into two types of categories; surfacechannel CCDs and buriedchannel CCDs. We have previously investigated a buriedchannel InGaAs CCD [ 11 with moderate results (room temperature chargetransfer efficiency (CTE) of 0.98 at 13 MHz and at 1 GHz clock rates). We have also investigated surfacechannel-type CCDs using two-dimensional electron gas (2DEG) CCD structures in the AIGaAdGaAs system [2] with excellent results (CTE L 0.9997). A thin strainedlayer InGaAs channel has been used for very high speed (14 GHz) GaAs-based 2DEG CCDs [3]. A resistive gate CCD (RGCCD) improves CTE by eliminating interelectrode gap effects [4] . In this work, we report fabrication and measurement of the first InAlAsAnGaAs 2DEG RGCCD.
Device Structure and Fabrication
A schematic cross-section of the planardoped ZDEG InAlMnGaAs RGCCD delay line is shown in Fig. 1 . A corresponding energy band diagram for no signal charge is shown in Fig. 2 Device fabrication begins with mesa isolation by etching the MBE-grown layers down to the I@ substrate using a 1: 1:38 H3P04:H202:H20 etch.
Ohmic contacts (AuGeNi) are then formed by lift-off and rapid thermal annealing at 4OO0C for 15 sec under a forming gas ambient, and the subsequent removal of the InGaAs cap layer and recess of the InAlAs layer was performed using the AuGeNi contacts as a mask and H2S04:H202:H20 (1: 1:90). During the recess etching the sourcedrain saturation current was monitored and the etching stopped at a current level determined to be optimal by previous device characterization on this material.
A 750 kR/U, 150 nm resistive layer (cermet) was electron-beam evaporated on the CCD channel using an equal weight mixture of Cr and Si0 powder sources, forming a Schottky contact to the underlying InAlAs barrier layer. A high sheet resistance was used for the resistive gate since previous characterization indicated that the gate leakage could be reduced by evaporating higher resistivity films. This effect is probably related to the relative concentration of Cr to S i 0 at the interface. Improved compositional control during deposition and a combination of surface analytical techniques and electrical measurements are required to study this effect.
Electron-beadthermally evaporated Cr/Au was patterned forming ohmic finger electrodes to the cermet and Schottky contacts to the FETs InAlAs barrier layer. Electron-beam evaporated S i 0 was used as an intermetal dielectric for the subsequently deposited Cr/Au interconnect metal.
The InAlAdInGaAs ZDEG RGCCD is organized as a four-phase, 31 s9ge delay line with 1 pm by 100 pm finger electrodes spaced by 4 pn and features a sourcefollower output amplifer with on-chip load composed of a pair of 1 pm by 100 ptn ZDEG FETs.
Experimental Results And Discussion

A. Device Parameters
Before operating the CCD delay line, basic device characterization was performed. As determined by a Hall effect measurement, the electron mobility was 6400 cm2/V.s at 300 K and 12000 cm2N.s at 77 K with a 2.8 x 10l2 cm-2 sheet carrier density. The transconductance of a 1 pn planardoped ZDEG FET was 200 mS/mm. The CCD channel threshold voltage was -1.0 V as indicated by a capacitance-voltage measurement. The dark current density at this voltage ranged from 10 -40 mA/cm2 for typical devices and is likely dominated by mesa sidewall leakage 151.
B. Transfer Eflciency
The CCD was operated at both low and high frequencies. The test station limited the maximum low frequency testing to 26 M H z while high frequency testing was possible between 600 MHz and 1 GHz. For the low frequency testing, clock signals were generated by an HP 8016 word generator which triggered Pulse Instruments PI458 programmable pulse drivers. The high frequency quadrature clock signals were generated by using microwave power dividers and 90° hybrid phase shifters to appropriately delay a voltagecontrolled oscillator signal which triggered Colby Instruments CD5B clock drivers. 
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The input and appropriately delayed output pulse at 23.6 MHz is shown in Fig. 3 . From the trailing edge one infers a per-transfer CTE of 0.995. The bias conditions for which this CTE was obtained are depicted in Fig. 1 . Tuning the clock voltages proved to be crucial to achieving high CTE output characterized by sharp rise and fall times. It was observed that tuning the low clock level to about -3 V to -4V while maintaining a total clock swing of about 5 V was optimum. Running the clock levels between 0 V and about 5 V, for example, resulted in a CTE of about 0.95 and roughly twice the signal magnitude at the same frequency. It was also noticed that if the low clock level was not sufficiently low, the output exhibited smearing making it broader than the input pulse. This could not be attributed to clock feedthrough or overinjecting charge into the bucket since increasing the low voltage on the input pulse (eg. decreasing the charge injection level) did not negate the smearing. An explanation consistent with the above observations is that due to the floating potential of the backside substrate, running the positive clock voltages induces an enhancement mode operation. This results in a larger signal packet whose charge transfer efficiency is degraded by the increased leakage current and by carrier transport and trapping in the parasitic InAlAs potential well. In contrast, the negative clock signal operation maintains depletion mode operation relative to the substrate potential thus avoiding these deleterious effects. The dependence of the CTE on frequency for the low frequency operation is shown in Fig. 4 . The CTE improved as the device was cooled, suggesting that the dark current sets the low-frequency limit. This is hrther supported by noting that the lower roll-off frequency corresponds to the point at which the integrated leakage current density approaches the bucket charge handling capacity. The mechanism by which the leakage current degrades CTE is not presently understood.
High speed operation was measured using only positive clock levels due to instrument limitations. Operation at 1 GHz indicated a poor CTE of 0.93. Decreasing the clock frequency down to 600MHz did not improve performance. The measured electron mobility of the lattice-matched InGaAs should be sufficient to readily allow operation at 1 GHz. Based on this and the low-speed results, this poor performance may 1x attributed to enhancement mode operation caused by the clock levels. 
C. Optical Performance
The optical performance of the InGaAs 2DEG CCD was not evaluated due to the high leakage current which precluded significant integration periods. However, optical performance is expected to conform to the device structure and known absorption in the composite materials. For backside illumination, photons with energy above the InP bandgap will be filtered from the signal since they will be absorbed in the substrate. Thus, the detector will be responsive in the 0.9 to 1.6 micron range. For frontside illumination, cermet is transparent in the visible and NIR [4]. Absorption in the thin InAlAs layer will reduce visible response, though less than that occurring in polysilicon electrodes in silicon CCDs. The response in the SWIR will be limited by the thickness of the undoped InGaAs layer. While thin in this prototype device, increasing the thickness should not, in principle, affect device operation. For frontside illumination, the device should therefore have good responsivity from 0.4 to 1.6 microns.
Conclusion
Operation of the first InGaAdInAlAs 2DEG RGCCD has been demonstrated. Low frequency testing demonstrated greater than 0.995 CTE at 23.5 M H z below which rapid CTE degradation was attributed to leakage current. High frequency operation resulted in very poor CTE which may be explained by the clock voltage levels. Future work will investigate adjusting the high-speed clock signal level as well as studying the effects of the backside bias level. Lower frequency operation may also be attained through the use of a double-planardoped or p-i-n 2DEG device structure [2] to reduce leakage current. More sophisticated structures to avoid mesa sidewall leakage are also indicated. The , pp. 716-720 (1990) .
to lo4 sec.) measured at the InAlAdInGaAs interface [6, 7] however, suggest that extending operation to lower frequencies will also require the use of alternate materials and structures to avoid trapping at the InAlAsAnGaAs interface.
